

Figure 2a




Figure 2b




Figure 3




Figure 4a


4102 001001000 001001000 0010100101000 01000 0010100101000 Upper Lower bank Lower bank Upper bank bank Redundant Status Redundant Redundant Redundant Row column Row **Bits** column 4205 4165 4185 412 5 4145


4227


0010100101000	Upper	01000	Lower		0100
Upper bank Redundant column	bank Redundant Row	Status Bits	bank Redundant Row	Lower bank Redundant column	Subl/O Status Bits


4245

Figure 4b












Figure 8

Four Passes Algorithm in Order to Improve Results in the Case of Single Faults in the Row.






Figure 9



Start condition for BIRA registers

Figure 10



Multiple errors in Row fix with Row1 Figure 11




Figure 12 Cover single error with column, register connectivity Row_H

Figure 13 Load content of previous signature into Registers




Figure 14 Cover single error with column, register connectivity Row_L





Figure 15 Load content of previous signature into Registers



Multiple errors in Row fix with Row2

Figure 16